



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/581,464	08/04/2000	MARTIN SEIFERT	301/49887	1341
21874	7590	04/15/2005	EXAMINER	
EDWARDS & ANGELL, LLP			LY, ANH VU H	
P.O. BOX 55874			ART UNIT	
BOSTON, MA 02205			PAPER NUMBER	
			2667	

DATE MAILED: 04/15/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/581,464

Applicant(s)

SEIFERT ET AL.

Examiner

Anh-Vu H Ly

Art Unit

2667

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 28 January 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 19,22-33 and 36-38 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 37 and 38 is/are allowed.
- 6) ☒ Claim(s) 19,22-33 and 36 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on January 28, 2005 has been entered.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 19, 22-33 and 36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Meyer, R. et al (GB 2,319,128) in view of Yukutake et al (US Patent No. 5,523,713).

Hereinafter, referred to as Meyer and Yukutake.

With respect to claims 19 and 22, Meyer discloses in Fig. 6 an improved CMOS transmission gate circuit 50 comprising two cascaded transmission gates 52 and 54 with an earthing NMOS switch 56 (bypass circuit) connected to the middle node Z. Herein the switch 56 acts a mechanism to reduce injection currents in the cell and to prevent noise on the other channels of the multiplexer (a bypass circuit for preventing a current flowing through the first transmission gate from reaching the other input channel, and a second transmission gate).

Further, shown in Fig. 6, the switch 56 is controlled by the select signal SEL (multiplexer circuit further comprising a control circuit for controlling the bypass channel).

Meyer does not disclose the multiplexer circuit comprising at least two input channels, an output channel, each input channel comprising a first transmission gate, which can be switched on by a select signal for connecting the input channel to the output channel.

Yukutake discloses in Fig. 12 a multiplexer circuit comprising two input channels IN1 and IN2 (multiplexer circuit comprising at least two input channels), an output channel OUT (an output channel), wherein, only a selected input is outputted according to the select signal SE (each input channel comprising a first transmission gate which can be switched on by a select signal for connecting the input channel to the output channel).

It would have been obvious to one having ordinary skill in the art at the time the invention was made to combine the teachings of Meyer and Yukutake to include the switch 56 (bypass circuit) in the multiplexer circuit of Yukutake, to reduce injection currents in the cell and to prevent noise on other channels of the multiplexer.

Meyer discloses in Fig. 6 that the select signal controls the switch as a function of the input voltage (wherein said control circuit controls said bypass circuit dependent upon a voltage in the input channel). In order to generate the select signal, the circuit for generating the select signal must include a monitoring mechanism (sense circuit) for monitoring the input voltage (wherein control circuit comprises a sense circuit to control bypass circuit by sensing a voltage in the input channel).

With respect to claim 23, Meyer discloses in Fig. 6 that the switch 56 is active when the input channel is not selected and inactive when the input channel is selected (bypass circuit is switched on for an input channel which is not selected and is switched off for a selected input channel).

With respect to claims 24 and 30, Meyer discloses in Fig. 6 a switch 56 for reducing the injection currents into the second transmission gate 54 (bypass circuit comprising a pull-down circuit reducing an input voltage for the second transmission gate).

With respect to claim 25, Meyer discloses in Fig. 6 that the switch 56 is controlled by a select signal SEL (bypass circuit is controlled by the select signal).

With respect to claims 26 and 31, Meyer discloses in Fig. 6, a switch 56 which comprising an NMOS transistor, wherein the gate connected to the SEL, the drain connected to the output of first transmission gate, and the source connected to the ground (bypass circuit is an NMOS transistor comprising a gate, a drain, and a source, the gate of which is controlled by said select signal, the drain of which is connected with an output of said first transmission gate, and the source of which is connected with ground potential).

With respect to claims 27, 28, 30, and 31, Meyer discloses (pg 8, line 36 – pg 9, line 2) that a transmission cell in accordance with the present invention formed in a P conductivity type substrate would be substantially the same as the cell 50 described above except that the with

Art Unit: 2667

would be a PMOS transistor (pull-up circuit increasing an input voltage for the second transmission gate) having a gate electrode coupled to receive the inverse of the control signal SelN, and a second current electrode coupled to a supply voltage Vcc (pull-up circuit is a PMOS transistor comprising a drain and a source, the drain of which is connected with an output of said first transmission gate and the source of which is connected with a power supply voltage level).

With respect to claims 29 and 30, Meyer discloses in Fig. 6, the switch 56 is controlled by the select signal and the input (control circuit controls the bypass circuit by means of the select signal and an input voltage applied to the input channel).

With respect to claim 31, Meyer discloses in Fig. 2, the SELN (NAND) applied to the gate of PMOS transistor 28 and the SEL (NOR) applied to the gate of NMOS transistor 26 (control circuit comprising a NAND gate the output of which is connected with the gate of said PMOS transistor and a NOR gate the output of which is connected with gate of said NMOS transistor).

With respect to claim 32, Meyer discloses in Fig. 2 that the PMOS receives the input voltage and the inverter select signal and the NMOS receives the input voltage and the select signal (NAND gate receives the input voltage and the inverter select signal and NOR gate receives the input voltage and the select signal).

With respect to claim 33, Meyer discloses in Fig. 6, the switch 56 (bypass circuit) is built to prevent the flowing currents between the transmission gates (sense circuit is constructed and adapted to sense a voltage in the input channel at the input of the first transmission gate or between the first transmission gate and the second transmission gate).

With respect to claim 36, Meyer discloses in Fig. 6, the output of the CMOS transmission gate multiplexer feeds into the ADC (an ADC comprising a multiplexer circuit).

Allowable Subject Matter

3. Claims 37 and 38 are allowed.

Conclusion


4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anh-Vu H Ly whose telephone number is 571-272-3175. The examiner can normally be reached on Monday-Friday 7:00am - 4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chi Pham can be reached on 571-272-3179. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2667

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

avl


CHI PHAM
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800 4/8/08